Contiki 3.x
synchronization.c
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014, Eistec AB.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  * 2. Redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution.
13  * 3. Neither the name of the copyright holder nor the names of its contributors
14  * may be used to endorse or promote products derived from this software
15  * without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
18  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
21  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
22  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
23  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
24  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
25  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
26  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
27  * POSSIBILITY OF SUCH DAMAGE.
28  *
29  * This file is part of the Mulle platform port of the Contiki operating system.
30  *
31  */
32 
33 /**
34  * \file
35  * Implementation of synchronization primitives for Cortex-M3/M4 processors.
36  * \author
37  * Joakim Gebart <joakim.gebart@eistec.se>
38  */
39 
40 #include "K60.h"
41 #include "synchronization.h"
42 
43 /*
44  * See also:
45  * ARM Application Note 321: ARM Cortex-M Programming Guide to Memory Barrier Instructions
46  * 4.19. Semaphores and Mutual Exclusives (Mutex) - unicore and multicore
47  */
48 
49 /** Blocking access to lock variable */
50 void lock_acquire(lock_t *Lock_Variable)
51 {
52  int status = 0;
53  do {
54  /* Wait until Lock_Variable is free */
55  while (__LDREXB(Lock_Variable) != 0);
56 
57  /* Try to set Lock_Variable */
58  status = __STREXB(1, Lock_Variable);
59  } while (status != 0); /* retry until lock successfully */
60 
61  /* Do not start any other memory access until memory barrier is completed */
62  __DMB();
63 
64  return;
65 }
66 
67 /** Non-blocking access to lock variable */
68 int lock_try_acquire(lock_t *Lock_Variable)
69 {
70  int status = 0;
71  if (__LDREXB(Lock_Variable) != 0) {
72  /* Lock_Variable is busy */
73  return -1;
74  }
75  status = __STREXB(1, Lock_Variable); /* Try to set Lock_Variable */
76  if (status != 0) {
77  /* Locking failed, someone else modified the Lock_Variable before we could. */
78  return -2;
79  }
80 
81  /* Do not start any other memory access until memory barrier is completed */
82  __DMB();
83 
84  /* Lock successful */
85  return 0;
86 }
87 
88 /** Release a lock after having acquired it using lock_acquire or lock_try_acquire. */
89 void lock_release(lock_t *Lock_Variable)
90 {
91  __DMB(); /* Ensure memory operations completed before releasing lock */
92  (*Lock_Variable) = 0;
93  return;
94 }
95 
96 /** \todo Implement counting semaphores for Cortex-M */
int lock_try_acquire(lock_t *Lock_Variable)
Non-blocking access to lock variable.
K60 hardware register header wrapper.
void lock_release(lock_t *Lock_Variable)
Release a lock after having acquired it using lock_acquire or lock_try_acquire.
void lock_acquire(lock_t *Lock_Variable)
Blocking access to lock variable.
volatile uint8_t lock_t
Lock variable typedef.
Synchronization primitives for Cortex-M3/M4 processors.