Contiki 3.x
power-control.c
Go to the documentation of this file.
1 /*
2  * Copyright (c) 2014, Eistec AB.
3  * All rights reserved.
4  *
5  * Redistribution and use in source and binary forms, with or without
6  * modification, are permitted provided that the following conditions
7  * are met:
8  * 1. Redistributions of source code must retain the above copyright
9  * notice, this list of conditions and the following disclaimer.
10  * 2. Redistributions in binary form must reproduce the above copyright
11  * notice, this list of conditions and the following disclaimer in the
12  * documentation and/or other materials provided with the distribution.
13  * 3. Neither the name of the copyright holder nor the names of its contributors
14  * may be used to endorse or promote products derived from this software
15  * without specific prior written permission.
16  *
17  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
18  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20  * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
21  * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
22  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
23  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
24  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
25  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
26  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
27  * POSSIBILITY OF SUCH DAMAGE.
28  *
29  * This file is part of the Mulle platform port of the Contiki operating system.
30  *
31  */
32 
33 /**
34  * \file
35  * Power control pins built in on the Mulle board.
36  *
37  * \author
38  * Joakim Gebart <joakim.gebart@eistec.se>
39  *
40  */
41 
42 #include "power-control.h"
43 #include "power-control-board.h"
44 #include "port.h"
45 
46 void
47 power_control_init()
48 {
49  /* Enable clock gate on the hardware ports controlling the power switches */
50  port_module_enable(POWER_CONTROL_VPERIPH_PORT);
51  port_module_enable(POWER_CONTROL_VSEC_PORT);
52  port_module_enable(POWER_CONTROL_AVDD_PORT);
53 
54  /* Power control pins */
55 
56  /* PTD7 Vperiph control pin */
57 
58  /* Select GPIO function in pin multiplexing */
59  POWER_CONTROL_VPERIPH_PORT->PCR[POWER_CONTROL_VPERIPH_PIN_NUMBER] =
60  PORT_PCR_MUX(POWER_CONTROL_GPIO_MUX_NUMBER);
61  /* Set as output */
62  POWER_CONTROL_VPERIPH_GPIO->PDDR |= GPIO_PDDR_PDD(1 << POWER_CONTROL_VPERIPH_PIN_NUMBER);
63 
64  /* PTB16 Vsec control pin */
65 
66  /* Select GPIO function in pin multiplexing */
67  POWER_CONTROL_VSEC_PORT->PCR[POWER_CONTROL_VSEC_PIN_NUMBER] =
68  PORT_PCR_MUX(POWER_CONTROL_GPIO_MUX_NUMBER);
69  /* Set as output */
70  POWER_CONTROL_VSEC_GPIO->PDDR |= GPIO_PDDR_PDD(1 << POWER_CONTROL_VSEC_PIN_NUMBER);
71 
72  /* PTB17 AVDD control pin */
73 
74  /* Select GPIO function in pin multiplexing */
75  POWER_CONTROL_AVDD_PORT->PCR[POWER_CONTROL_AVDD_PIN_NUMBER] =
76  PORT_PCR_MUX(POWER_CONTROL_GPIO_MUX_NUMBER);
77  /* Set as output */
78  POWER_CONTROL_AVDD_GPIO->PDDR |= GPIO_PDDR_PDD(1 << POWER_CONTROL_AVDD_PIN_NUMBER);
79 }
80 
81 void
82 power_control_vperiph_set(bool state)
83 {
84  BITBAND_REG(POWER_CONTROL_VPERIPH_GPIO->PDOR, POWER_CONTROL_VPERIPH_PIN_NUMBER) = (state ? 1 : 0);
85 }
86 
87 void
88 power_control_vsec_set(bool state)
89 {
90  BITBAND_REG(POWER_CONTROL_VSEC_GPIO->PDOR, POWER_CONTROL_VSEC_PIN_NUMBER) = (state ? 1 : 0);
91 }
92 
93 void
94 power_control_avdd_set(bool state)
95 {
96  BITBAND_REG(POWER_CONTROL_AVDD_GPIO->PDOR, POWER_CONTROL_AVDD_PIN_NUMBER) = (state ? 1 : 0);
97 }
Power control pins for the on board power switches on the Mulle board.
Power control pins for the on board power switches on the Mulle board.
#define BITBAND_REG(Reg, Bit)
Macro to access a single bit of a peripheral register (bit band region 0x40000000 to 0x400FFFFF) usin...
Definition: MK60D10.h:71