|
|
__IO uint32_t | EIR |
| | Interrupt Event Register, offset: 0x4.
|
| |
|
__IO uint32_t | EIMR |
| | Interrupt Mask Register, offset: 0x8.
|
| |
|
__IO uint32_t | RDAR |
| | Receive Descriptor Active Register, offset: 0x10.
|
| |
|
__IO uint32_t | TDAR |
| | Transmit Descriptor Active Register, offset: 0x14.
|
| |
|
__IO uint32_t | ECR |
| | Ethernet Control Register, offset: 0x24.
|
| |
|
__IO uint32_t | MMFR |
| | MII Management Frame Register, offset: 0x40.
|
| |
|
__IO uint32_t | MSCR |
| | MII Speed Control Register, offset: 0x44.
|
| |
|
__IO uint32_t | MIBC |
| | MIB Control Register, offset: 0x64.
|
| |
|
__IO uint32_t | RCR |
| | Receive Control Register, offset: 0x84.
|
| |
|
__IO uint32_t | TCR |
| | Transmit Control Register, offset: 0xC4.
|
| |
|
__IO uint32_t | PALR |
| | Physical Address Lower Register, offset: 0xE4.
|
| |
|
__IO uint32_t | PAUR |
| | Physical Address Upper Register, offset: 0xE8.
|
| |
|
__IO uint32_t | OPD |
| | Opcode/Pause Duration Register, offset: 0xEC.
|
| |
|
__IO uint32_t | IAUR |
| | Descriptor Individual Upper Address Register, offset: 0x118.
|
| |
|
__IO uint32_t | IALR |
| | Descriptor Individual Lower Address Register, offset: 0x11C.
|
| |
|
__IO uint32_t | GAUR |
| | Descriptor Group Upper Address Register, offset: 0x120.
|
| |
|
__IO uint32_t | GALR |
| | Descriptor Group Lower Address Register, offset: 0x124.
|
| |
|
__IO uint32_t | TFWR |
| | Transmit FIFO Watermark Register, offset: 0x144.
|
| |
|
__IO uint32_t | RDSR |
| | Receive Descriptor Ring Start Register, offset: 0x180.
|
| |
|
__IO uint32_t | TDSR |
| | Transmit Buffer Descriptor Ring Start Register, offset: 0x184.
|
| |
|
__IO uint32_t | MRBR |
| | Maximum Receive Buffer Size Register, offset: 0x188.
|
| |
|
__IO uint32_t | RSFL |
| | Receive FIFO Section Full Threshold, offset: 0x190.
|
| |
|
__IO uint32_t | RSEM |
| | Receive FIFO Section Empty Threshold, offset: 0x194.
|
| |
|
__IO uint32_t | RAEM |
| | Receive FIFO Almost Empty Threshold, offset: 0x198.
|
| |
|
__IO uint32_t | RAFL |
| | Receive FIFO Almost Full Threshold, offset: 0x19C.
|
| |
|
__IO uint32_t | TSEM |
| | Transmit FIFO Section Empty Threshold, offset: 0x1A0.
|
| |
|
__IO uint32_t | TAEM |
| | Transmit FIFO Almost Empty Threshold, offset: 0x1A4.
|
| |
|
__IO uint32_t | TAFL |
| | Transmit FIFO Almost Full Threshold, offset: 0x1A8.
|
| |
|
__IO uint32_t | TIPG |
| | Transmit Inter-Packet Gap, offset: 0x1AC.
|
| |
|
__IO uint32_t | FTRL |
| | Frame Truncation Length, offset: 0x1B0.
|
| |
|
__IO uint32_t | TACC |
| | Transmit Accelerator Function Configuration, offset: 0x1C0.
|
| |
|
__IO uint32_t | RACC |
| | Receive Accelerator Function Configuration, offset: 0x1C4.
|
| |
| __IO uint32_t | RMON_T_DROP |
| | Count of frames not counted correctly (RMON_T_DROP). More...
|
| |
|
__IO uint32_t | RMON_T_PACKETS |
| | RMON Tx packet count (RMON_T_PACKETS), offset: 0x204.
|
| |
|
__IO uint32_t | RMON_T_BC_PKT |
| | RMON Tx Broadcast Packets (RMON_T_BC_PKT), offset: 0x208.
|
| |
|
__IO uint32_t | RMON_T_MC_PKT |
| | RMON Tx Multicast Packets (RMON_T_MC_PKT), offset: 0x20C.
|
| |
|
__IO uint32_t | RMON_T_CRC_ALIGN |
| | RMON Tx Packets w CRC/Align error (RMON_T_CRC_ALIGN), offset: 0x210.
|
| |
|
__IO uint32_t | RMON_T_UNDERSIZE |
| | RMON Tx Packets < 64 bytes, good CRC (RMON_T_UNDERSIZE), offset: 0x214.
|
| |
|
__IO uint32_t | RMON_T_OVERSIZE |
| | RMON Tx Packets > MAX_FL bytes, good CRC (RMON_T_OVERSIZE), offset: 0x218.
|
| |
|
__IO uint32_t | RMON_T_FRAG |
| | RMON Tx Packets < 64 bytes, bad CRC (RMON_T_FRAG), offset: 0x21C.
|
| |
|
__IO uint32_t | RMON_T_JAB |
| | RMON Tx Packets > MAX_FL bytes, bad CRC (RMON_T_JAB), offset: 0x220.
|
| |
|
__IO uint32_t | RMON_T_COL |
| | RMON Tx collision count (RMON_T_COL), offset: 0x224.
|
| |
|
__IO uint32_t | RMON_T_P64 |
| | RMON Tx 64 byte packets (RMON_T_P64), offset: 0x228.
|
| |
|
__IO uint32_t | RMON_T_P65TO127 |
| | RMON Tx 65 to 127 byte packets (RMON_T_P65TO127), offset: 0x22C.
|
| |
|
__IO uint32_t | RMON_T_P128TO255 |
| | RMON Tx 128 to 255 byte packets (RMON_T_P128TO255), offset: 0x230.
|
| |
|
__IO uint32_t | RMON_T_P256TO511 |
| | RMON Tx 256 to 511 byte packets (RMON_T_P256TO511), offset: 0x234.
|
| |
|
__IO uint32_t | RMON_T_P512TO1023 |
| | RMON Tx 512 to 1023 byte packets (RMON_T_P512TO1023), offset: 0x238.
|
| |
|
__IO uint32_t | RMON_T_P1024TO2047 |
| | RMON Tx 1024 to 2047 byte packets (RMON_T_P1024TO2047), offset: 0x23C.
|
| |
|
__IO uint32_t | RMON_T_P_GTE2048 |
| | RMON Tx packets w > 2048 bytes (RMON_T_P_GTE2048), offset: 0x240.
|
| |
|
__IO uint32_t | RMON_T_OCTETS |
| | RMON Tx Octets (RMON_T_OCTETS), offset: 0x244.
|
| |
| __IO uint32_t | IEEE_T_DROP |
| | Count of frames not counted correctly (IEEE_T_DROP). More...
|
| |
|
__IO uint32_t | IEEE_T_FRAME_OK |
| | Frames Transmitted OK (IEEE_T_FRAME_OK), offset: 0x24C.
|
| |
|
__IO uint32_t | IEEE_T_1COL |
| | Frames Transmitted with Single Collision (IEEE_T_1COL), offset: 0x250.
|
| |
|
__IO uint32_t | IEEE_T_MCOL |
| | Frames Transmitted with Multiple Collisions (IEEE_T_MCOL), offset: 0x254.
|
| |
|
__IO uint32_t | IEEE_T_DEF |
| | Frames Transmitted after Deferral Delay (IEEE_T_DEF), offset: 0x258.
|
| |
|
__IO uint32_t | IEEE_T_LCOL |
| | Frames Transmitted with Late Collision (IEEE_T_LCOL), offset: 0x25C.
|
| |
|
__IO uint32_t | IEEE_T_EXCOL |
| | Frames Transmitted with Excessive Collisions (IEEE_T_EXCOL), offset: 0x260.
|
| |
|
__IO uint32_t | IEEE_T_MACERR |
| | Frames Transmitted with Tx FIFO Underrun (IEEE_T_MACERR), offset: 0x264.
|
| |
|
__IO uint32_t | IEEE_T_CSERR |
| | Frames Transmitted with Carrier Sense Error (IEEE_T_CSERR), offset: 0x268.
|
| |
| __IO uint32_t | IEEE_T_SQE |
| | Frames Transmitted with SQE Error (IEEE_T_SQE). More...
|
| |
|
__IO uint32_t | IEEE_T_FDXFC |
| | Flow Control Pause frames transmitted (IEEE_T_FDXFC), offset: 0x270.
|
| |
| __IO uint32_t | IEEE_T_OCTETS_OK |
| | Octet count for Frames Transmitted w/o Error (IEEE_T_OCTETS_OK). More...
|
| |
|
__IO uint32_t | RMON_R_PACKETS |
| | RMON Rx packet count (RMON_R_PACKETS), offset: 0x284.
|
| |
|
__IO uint32_t | RMON_R_BC_PKT |
| | RMON Rx Broadcast Packets (RMON_R_BC_PKT), offset: 0x288.
|
| |
|
__IO uint32_t | RMON_R_MC_PKT |
| | RMON Rx Multicast Packets (RMON_R_MC_PKT), offset: 0x28C.
|
| |
|
__IO uint32_t | RMON_R_CRC_ALIGN |
| | RMON Rx Packets w CRC/Align error (RMON_R_CRC_ALIGN), offset: 0x290.
|
| |
|
__IO uint32_t | RMON_R_UNDERSIZE |
| | RMON Rx Packets < 64 bytes, good CRC (RMON_R_UNDERSIZE), offset: 0x294.
|
| |
|
__IO uint32_t | RMON_R_OVERSIZE |
| | RMON Rx Packets > MAX_FL bytes, good CRC (RMON_R_OVERSIZE), offset: 0x298.
|
| |
|
__IO uint32_t | RMON_R_FRAG |
| | RMON Rx Packets < 64 bytes, bad CRC (RMON_R_FRAG), offset: 0x29C.
|
| |
|
__IO uint32_t | RMON_R_JAB |
| | RMON Rx Packets > MAX_FL bytes, bad CRC (RMON_R_JAB), offset: 0x2A0.
|
| |
|
__IO uint32_t | RMON_R_RESVD_0 |
| | Reserved (RMON_R_RESVD_0), offset: 0x2A4.
|
| |
|
__IO uint32_t | RMON_R_P64 |
| | RMON Rx 64 byte packets (RMON_R_P64), offset: 0x2A8.
|
| |
|
__IO uint32_t | RMON_R_P65TO127 |
| | RMON Rx 65 to 127 byte packets (RMON_R_P65TO127), offset: 0x2AC.
|
| |
|
__IO uint32_t | RMON_R_P128TO255 |
| | RMON Rx 128 to 255 byte packets (RMON_R_P128TO255), offset: 0x2B0.
|
| |
|
__IO uint32_t | RMON_R_P256TO511 |
| | RMON Rx 256 to 511 byte packets (RMON_R_P256TO511), offset: 0x2B4.
|
| |
|
__IO uint32_t | RMON_R_P512TO1023 |
| | RMON Rx 512 to 1023 byte packets (RMON_R_P512TO1023), offset: 0x2B8.
|
| |
|
__IO uint32_t | RMON_R_P1024TO2047 |
| | RMON Rx 1024 to 2047 byte packets (RMON_R_P1024TO2047), offset: 0x2BC.
|
| |
|
__IO uint32_t | RMON_R_P_GTE2048 |
| | RMON Rx packets w > 2048 bytes (RMON_R_P_GTE2048), offset: 0x2C0.
|
| |
|
__IO uint32_t | RMON_R_OCTETS |
| | RMON Rx Octets (RMON_R_OCTETS), offset: 0x2C4.
|
| |
| __IO uint32_t | RMON_R_DROP |
| | Count of frames not counted correctly (IEEE_R_DROP). More...
|
| |
|
__IO uint32_t | RMON_R_FRAME_OK |
| | Frames Received OK (IEEE_R_FRAME_OK), offset: 0x2CC.
|
| |
|
__IO uint32_t | IEEE_R_CRC |
| | Frames Received with CRC Error (IEEE_R_CRC), offset: 0x2D0.
|
| |
|
__IO uint32_t | IEEE_R_ALIGN |
| | Frames Received with Alignment Error (IEEE_R_ALIGN), offset: 0x2D4.
|
| |
|
__IO uint32_t | IEEE_R_MACERR |
| | Receive Fifo Overflow count (IEEE_R_MACERR), offset: 0x2D8.
|
| |
|
__IO uint32_t | IEEE_R_FDXFC |
| | Flow Control Pause frames received (IEEE_R_FDXFC), offset: 0x2DC.
|
| |
| __IO uint32_t | IEEE_R_OCTETS_OK |
| | Octet count for Frames Rcvd w/o Error (IEEE_R_OCTETS_OK). More...
|
| |
|
__IO uint32_t | ATCR |
| | Timer Control Register, offset: 0x400.
|
| |
|
__IO uint32_t | ATVR |
| | Timer Value Register, offset: 0x404.
|
| |
|
__IO uint32_t | ATOFF |
| | Timer Offset Register, offset: 0x408.
|
| |
|
__IO uint32_t | ATPER |
| | Timer Period Register, offset: 0x40C.
|
| |
|
__IO uint32_t | ATCOR |
| | Timer Correction Register, offset: 0x410.
|
| |
|
__IO uint32_t | ATINC |
| | Time-Stamping Clock Period Register, offset: 0x414.
|
| |
|
__IO uint32_t | ATSTMP |
| | Timestamp of Last Transmitted Frame, offset: 0x418.
|
| |
|
__IO uint32_t | TGSR |
| | Timer Global Status Register, offset: 0x604.
|
| |
|
__IO uint32_t | TCSR |
| | Timer Control Status Register, array offset: 0x608, array step: 0x8.
|
| |
|
__IO uint32_t | TCCR |
| | Timer Compare Capture Register, array offset: 0x60C, array step: 0x8.
|
| |